




UP3-1C6 Schematic


EP1C6 Cyclone FPGA	Page 1 and Page 2
Parallel Port	Page 3
Santa Cruz Connector	Page 4
PS/2 Connector	Page 5
FLASH	Page 6
SDRAM	Page 7
SRAM	Page 8
I2C RTC	Page 9
LCD Display	Page 10
Level Shifters for Santa Cruz Connector	Page 11
USB Interface	Page 12
Serial Port	Page 13
VGA Interface	Page 14
Reset Circuit	Page 15
Master Clock Generation	Page 16
I2C PROM	Page 17
Push Buttons and DIP Switches	Page 18
Configuration PROM	Page 19
Power Supply Circuit	Page 20

Copyright©2004-2005 System Level Solutions .All rights reserved. SLS, an embedded systems company, the stylized SLS logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and service marks of SLS in India and other countries. All other products or service names are the property of their respective holders. SLS products are protected under numerous U.S. and foreign patents and pending applications, mask working rights, and copyrights. SLS warrants performance of its semiconductor products to current specifications in accordance with SLS's standard warranty, but reserves the right to make changes to any products and services at any time without notice. SLS assumes no responsibility or liability arising out of the application or use of any information, products, or service described herein except as expressly agreed to in writing by SLS. SLS customers are advised to obtain the latest version of specifications before relying on any published information and before orders for products or services.



EP1C6 CYCLONE FPGA

Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
B			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	1 of 21




NOTES:


- [1] CONFIGURATION FUNCTION FOR PIN 37 IS DEFINED AS ASDo (ACTIVE SERIAL DATA OUT)
- [2] nCEO PIN REMAINS UNCONNECTED BECAUSE THIS BOARD DOES NOT SUPPORT MULTIPLE FPGAs
- [3] ALL THE BANKS OF EP1C6 ARE CONFIGURED FOR +3.3-V LVTTTL/LVCMOS I/O STANDARD

EP1C6 CYCLONE FPGA

Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
B			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	2 of 21



CONNECTOR DB25
PARALLEL PORT




PARALLEL PORT

NOTES:

- [1] C2_PPT SIGNAL OF PARALLEL PORT REMAINS OPEN ON THIS BOARD (NOT CONNECTED TO ANY FPGA PIN)
- IT IS JUST PULLED HIGH AT +5V AT PPT CONNECTOR
- [2] IF +5V LOGIC LEVEL IS REQUIRED FOR V_SYNC_SHIFT & H_SYNC_SHIFT SIGNALS THEN STUFF PULL UP RESISTORS R367 & R558, OTHERWISE DON'T

Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
Custom			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	3 of 21




NOTES:

- [1] PCICLK_OUT (33.3MHz) FOR SNAP IN BOARD IS PROVIDED FROM CLOCK CHIP (PI6C106)
- [2] J3.34 IS USED AS A PROTO I/O ACCORDING TO THE NIOS BOARD SCHEMATICS
- [3] FOR LEVEL SHIFTING, SEE PAGE_10_L.S.S.C.CONN.

SANTA CRUZ CONNECTOR


Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
B			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	4 of 21



NOTE: FOR LEVEL SHIFTING, SEE PAGE3_PPT



PS/2 CONNECTOR

Title		
UP3-1C6		
Size A	Document Number UP3-1C6-R2-SCH	Rev 2
Date:	Wednesday, January 12, 2005	Sheet 5 of 21



CMOS FLASH

Title		
UP3-1C6		
Size	Document Number	Rev
A	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 6 of 21



CMOS SDRAM

Title		
UP3-1C6		
Size	Document Number	Rev
Custom	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 7 of 21

D

C

B


A

D

C

B

A



SRAM

SRAM

Title		
UP3-1C6		
Size A	Document Number UP3-1C6-R2-SCH	Rev 2
Date:	Wednesday, January 12, 2005	Sheet 8 of 21


5

4

3

2

1





NOTES:

- [1] FOR LEVEL SHIFTING, SEE PAGE9_LCD DISPLAY
- [2] BATTERY SOCKET IS USED FOR Li BATTERY (BT1)









I2C RTC

Title		
UP3-1C6		
Size A	Document Number UP3-1C6-R2-SCH	Rev 2
Date:	Wednesday, January 12, 2005	Sheet 9 of 21





LCD DISPLAY

Title		
UP3-1C6		
Size	Document Number	Rev
Custom	UP3-1C6-R2-SCH	1
Date:	Wednesday, January 12, 2005	Sheet 10 of 21



LEVEL SHIFTERS FOR SANTA CRUZ CONNECTOR

Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
Custom			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	11 of 21





NOTES :

- [1] HEADER J8 => MODE SELECTION
- [2] HEADER J11 => SPEED SELECTION
- [3] HEADER J9 => HIGH SPEED
- [4] HEADER J10 => LOW SPEED



USB PHY CHIP AND USB B-TYPE CONNECTOR

Title		
UP3-1C6		
Size A	Document Number	Rev
	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 12 of 21



SERIAL PORT (FULL MODEM)


Title			
UP3-1C6			
Size	Document Number	Rev	
Custom	UP3-1C6-R2-SCH	2	
Date:	Wednesday, January 12, 2005	Sheet	13 of 21



VGA INTERFACE

NOTE: FOR LEVEL SHIFTING, SEE PAGE3_PPT

Title		
UP3-1C6		
Size A	Document Number UP3-1C6-R2-SCH	Rev 2
Date:	Wednesday, January 12, 2005	Sheet 14 of 21




NOTES:

[1] RESET TIME $T_d = 2.6 \times 10E4 (C_t)$

[2] FOR LEVEL SHIFTING, SEE PAGE 9 LCD_DISPLAY

RESET CIRCUIT

Title		
UP3-1C6		
Size A	Document Number	Rev
	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 15 of 21





NOTES:

- [1] BY SELECTING HIGH OR LOW INPUT THROUGH J7, 100 MHz OR 66.6 MHz CAN BE SELECTED RESPECTIVELY
- [2] 12pF CAPACITORS ARE USED AS EMI REDUCING CAPACITORS
- [3] STUFFING OPTIONS FOR SPREAD INPUT:
 STUFFED R374 - DEFAULT HIGH
 STUFFED R375 - ENABLE SPREAD#

MASTER CLOCK GENERATOR

Title		UP3-1C6	
Size	Document Number	UP3-1C6-R2-SCH	
B			Rev 2
Date:	Wednesday, January 12, 2005	Sheet	16 of 21




NOTES:

- [1] R158 IS NOT STUFFED (WP PIN IS KEPT FLOATING) FOR NORMAL OPERATIONS
- STUFF R158 TO ENABLE WRITE PROTECTION IN THE SUPPORTED DEVICE
- [2] FOR LEVEL SHIFTING, SEE PAGE_10_L.S. (FOR S.C.CONN.)

I2C PROM

Title		
UP3-1C6		
Size A	Document Number UP3-1C6-R2-SCH	Rev 2
Date:	Wednesday, January 12, 2005	Sheet 17 of 21





NOTES:


- [1] HERE FOUR USER DEFINABLE PUSH BUTTON SWITCHES ARE SHOWN
- [2] THE PUSH BUTTON SWITCH FOR SYSTEM RESET IS SEPARATELY DEFINED ON PAGE 16 (RESET CIRCUIT)
- [3] BE CAREFUL WHEN MOUNTING THE DIP SWITCH

PUSH BUTTONS AND DIP SWITCHES

Title		
UP3-1C6		
Size	Document Number	Rev
A	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 18 of 21












BYTE BLASTER II 10 PIN MALE HEADER FOR AS MODE [DCLK(FPGA) => DCLK(CONFIG. PROM)]



BYTE BLASTER II 10 PIN MALE HEADER FOR JTAG CONFIGURATION

CONFIGURATION PROM

Title		
UP3-1C6		
Size	Document Number	Rev
Custom	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 19 of 21



Vref = 1.25V
Iadj = 50uA

POWER SUPPLY CIRCUIT

Title		
UP3-1C6		
Size	Document Number	Rev
Custom	UP3-1C6-R2-SCH	2
Date:	Wednesday, January 12, 2005	Sheet 20 of 21