

Score: \_\_\_\_\_ Section: \_\_\_\_\_ Name: \_\_\_\_\_

**ECE 3055 Quiz - October 14, 2009**

1. A two-way set associative cache is given the memory operations shown below. It contains four lines and has one word per block. A LRU (Least Recently Used) replacement policy is used on this cache. The cache is initially empty. The first column of the cache gets the first entry after the valid bits have been reset. In the blanks provided in the Cache below, fill in the final address values only (i.e., a 12 in a blank, means address and data for memory location 12 is in cache) and compute the miss rate. Address values are shown in decimal.

**Memory Read Operations**  
Address Hit (Y/N)?

2   2    
4   2    
8   2    
5   2    
21   2    
17   2    
19   2    
64   2    
2   Y    
6   2    
9   2    
8   Y    
43   2    
917   2  

**Final Cache Contents**

Block	Element 1	Element 2
0	<u>  4  </u> <sup>64</sup>	<u>  8  </u> <sup>9</sup>
1	<u>  8  </u> <sup>17</sup>	<u>  21  </u>
2	<u>  2  </u>	<u>  6  </u>
3	<u>  19  </u>	<u>  43  </u>

12/14

Miss rate for all memory operations is   85.7   (%)

2. A cache takes 1 clock cycle for a hit and an additional 20 clock cycles for a miss. If the hit rate is 95% compute the AMAT in clock cycles.

$$1 + .05 \times 20 = 2$$

AMAT =   2