

Score: _____

Name: _____

ECE 3055 Quiz 7 - October 15, 2008

A four-way set associative cache is given the memory operations shown below. It contains four lines and has one word per block. A LRU (Least Recently Used) replacement policy is used on this cache. The cache is initially empty except for the two entries shown. The first column of the cache gets the first entry after the valid bits have been reset and then it fills left to right. In the blanks provided in the Cache below, list the original address value only (i.e. 12 in blank, means tag address and data for memory location 12 is in cache). Address values are shown in decimal.

Memory Read Operations

Address Hit (Y/N)?

Address	Hit (Y/N)?	Final Cache Contents				
		Block	Element 1	Element 2	Element 3	Element 4
4	<u>Y</u>					
1	<u>Y</u>					
5	<u>N</u>	0	<u>4</u>	<u>8</u>		
19	<u>N</u>	1	<u>1</u>	<u>813</u>	<u>255</u>	<u>21401</u>
25	<u>N</u>	2	<u>22</u>			
8	<u>N</u>	3	<u>19</u>	<u>23</u>	<u>999</u>	
4	<u>Y</u>					
21	<u>N</u>					
22	<u>N</u>					
1	<u>Y</u>					
13	<u>N</u>					
22	<u>Y</u>					
23	<u>N</u>					
5	<u>N</u>					
999	<u>N</u>					
401	<u>N</u>					

Hit rate for all memory operations is 31.25 (%)