

Score: \_\_\_\_\_ Section: \_\_\_\_\_ Name: \_\_\_\_\_

**ECE 3055 Quiz 5 – Wednesday February 23, 2005**

A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 4K entries, 16-bit data, and ties into a 32-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Immediately after powering up, the cache is initially empty and all valid bits are reset to indicate entries are invalid. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex. "X" means undefined.

**Cache before**

**Cache after**

Block	Valid	Tag	Data	Block	Valid	Tag	Data
1	0	X	X	1	0	X	X
2	0	X	X	2	0	X	X
3	0	X	X	3	1	00040	1234
4	0	X	X	4	1	00050	00EE
5	0	X	X	5	1	00040	789A

*Handwritten notes: 1 pt. for blocks 1-2, 1 pt. each for blocks 3-5.*

**Memory before**

**Memory after**

Address	Data	Address	Data
00100003	0CAB	00100003	0ECE
00040003	1234	00040003	1234
00040005	789A	00040005	789A
00050004	0BAA	00050004	00EE

*Handwritten notes: 1 pt. each for memory after.*

**Memory requests**

Address	Type	Data	Hit(y/n)
00040003	Read		N
00040005	Read		N
00100003	Read		N
00040003	Read		N
00050004	Write	00EE	
00040005	Read		Y
00100003	Write	0ECE	
00040005	Read		Y
00050004	Read		Y
00040003	Read		N

*Handwritten notes: 1 pt. for hits.*

Cache miss rate (include reads only) = 62.5 % *5/8 1 pt.*