

Score: \_\_\_\_\_ Section: \_\_\_\_\_ Name: \_\_\_\_\_

### ECE 3055 Quiz 5 - June 26, 2002

A direct mapping cache with WTWA (i.e. Write Through Write Allocate) is used to reduce the average memory access time on a computer. This cache holds 4096 entries, 16 bit data, and ties into a twenty-bit address bus with no byte or word select bits. Determine the contents of the cache and memory below after the memory requests shown are sent to the cache. Keep track of hits and misses so you can compute the cache miss rate when you are done. All values are in hex.

#### Cache before

Block	Tag	Data
1	<del>20</del> <sup>40</sup>	<del>FFFF</del> <sup>OACE</sup>
2	50	CABE
3	<del>20</del> <sup>50</sup>	<del>OACE</del> <sup>OACE</sup>
4	<del>20</del> <sup>40</sup>	<del>FACE</del> <sup>BABA</sup>
5	5	0001

#### Cache after

Block	Tag	Data
1	<u>40</u>	<u>OACE</u>
2	<u>50</u>	<u>CABE</u>
3	<u>50</u>	<u>0000</u>
4	<u>20</u>	<u>BABA</u>
5	<u>05</u>	<u>0001</u>

#### Memory before

Address	Data
20004	BABA
50003	<del>FACE</del> <sup>0000</sup>
40001	<del>1234</del> <sup>OACE</sup>
40004	CABE

#### Memory after

Address	Data
20004	<u>BABA</u>
50003	<u>0000</u>
40001	<u>OACE</u>
40004	<u>CABE</u>

#### Memory requests

Address	Type	Data	Hit(y/n)
20004	Read		<u>Y</u>
40001	Write	OACE	
50003	Write	0000	
50003	Read		<u>Y</u>
40004	Read		<u>N</u>
40001	Read		<u>Y</u>
20004	Read		<u>N</u>

Cache miss rate (include reads only) = 40 %