

Score: \_\_\_\_\_

Name: \_\_\_\_\_

### ECE 3055 Quiz IV Wednesday, September 22, 2004

The following sequence of MIPS instructions is clocked into the pipeline shown on page 404 of your textbook. Examine this figure carefully to see exactly where each signal is located (i.e. before or after pipeline registers). At the end of Clock cycle 5 when all instructions are in the pipeline, Indicate the resulting values in hexadecimal in the spaces provided below. Assume all data memory locations contain the word address of the location, and that the address in any LW/SW instructions below is already shown as a word address (not byte!). Assume that each register contains a value equal to the register number prior to execution of this code. List the *actual value* produced by the hardware design described in the text – even if the value is not used or saved.

and	\$2, \$5, \$6	wb			
sw	\$4, 0x200	dm			
sub	\$3, \$3, \$7	ex	0010	0000	1010
addi	\$7, \$5, -1	dec	0010	0000	0011
or	\$2, \$5, \$6	Fetch	2	A	7

-1 in 2's Comp 16-bit  
FFFF

Instruction = 0x 20 A 7 FFFF (2 pts)

Read Data 1 = 0x 00000005 (1 pt)

Read Data 2 = 0x 00000007 (1 pt)

ALU Result = 0x FFFFFFFC (1 pt) -4

(Data Memory) Address = 0x 200 (1 pt)

Write Data (input at register file after mux) = 0x 00000004 (1 pt)

Write Register (Address) = 0x 02 (1 pt)

ALU control (3-bits in binary) = 110 (1 pt)

ALU op (2-bits in binary) = 10 (1/2 pt)

MemWrite = 1 (1/2 pt)