


```

LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_SIGNED.ALL;

ENTITY test10 IS
    PORT(X, Y : IN STD_LOGIC_VECTOR( 31 DOWNT0 0 );
         P, C, Z : IN STD_LOGIC;
         ANS : OUT STD_LOGIC_VECTOR( 31 DOWNT0 0 ));
END test10;

ARCHITECTURE behavior OF test10 IS

    SIGNAL A, B, S, K, R : STD_LOGIC_VECTOR( 31 DOWNT0 0 );

    BEGIN
        ANS <= R;
        S <= X(0) & X(31 DOWNT0 1);
        K <= Y + X WHEN P = '1' ELSE S;
        PROCESS
            BEGIN
                WAIT UNTIL C'EVENT AND C='1';
                IF Z='1' THEN R <= X"00000000";
                ELSE
                    R <= B + 1;
                END IF;
                B <= K;
            END PROCESS;
    END behavior;

```